- Package Options Include Plastic and Ceramic DIPs and Ceramic Flat Packages
- Dependable Texas Instruments Quality and Reliability

description

These J-K flip-flops are based on the master-slave principle and each has AND gate inputs for entry into the master section which are controlled by the clock pulse. The clock pulse also regulates the state of the coupling transistors which connect the master and slave sections. The sequence of operation is as follows:

- 1. Isolate slave from master
- 2. Enter information from AND gate inputs to master
- 3. Disable AND gate inputs
- 4. Transfer information from master to slave

The logical states of the J and K inputs must not be allowed to change when the clock pulse is in a high state.


The SN5472, and the SN54H72 are characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to 125 °C. The SN7472 is characterized for operation from 0 °C to 70 °C.

FUNCTION TABLE


L		INP	OUT	PUTS			
	PRE	CLR	CLK	J	K	Q	ā
l	L	Н	X	X	X	н	L
l	Н	L	X	X	Х	L	н
l	L	L	X	Х	Х	H [†]	H [†]
l	Н	н	T	L	L	α ₀	\overline{a}_0
l	Н	Н	Л	Н	L	н	L
١	Н	Н	\mathbf{r}	L	н	L	н
L	Н	Н	л.	Н	Н	TOG	GLE

[†] This configuration is nonstable; that is, it will not persist when either preset or clear returns to its inactive (high) level.

SN5472 . . . J PACKAGE SN7472 . . . N PACKAGE (TOP VIEW)




SN5472...W PACKAGE (TOP VIEW)



NC - No internal connection

logic symbol‡



[‡]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

positive logic


$$J = J1 \cdot J2 \cdot J3$$

 $K = K1 \cdot K2 \cdot K3$





Pin numbers shown are for J and N packages.

logic diagram (positive logic)



schematics of inputs and outputs





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note	Supply voltage, VCC (see Note 1)							
Input voltage	• • • • • • • • • • • • • • • • • • • •	5.5 V						
Operating free-air temperature:	SN54'	. – 55°C to 125°C						
	SN74'	0°C to 70°C						
Storage temperature range	• • • • • • • • • • • • • • • • • • • •	-65° C to 150° C						
NOTE 1: Voltage values are with respect to	network ground terminal.							



recommended operating conditions

				SN5472			SN7472		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5,5	4.75	5	5,25	V
VIH	High-level input voltage		2			2			٧
VIL	Low-level input voltage				8.0			8.0	٧
ЮН	High-level output current				- 0.4			- 0.4	mA
loL	Low-level output current				16			16	mA
		CLK high	20			20			
t _w	Pulse duration	CLK low	47			47		<u> </u>	ns
		PRE or CLR	25			25			
t _{su}	Input setup time before CLK†		0			0			ns
th	Input hold time-data after CLK ↓		0			0			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS †		SN5472			SN7472		
				TYP‡	MAX	MIN	TYP#	MAX	UNIT
VIK		V _{CC} = MIN, I ₁ = - 12 mA			- 1.5			- 1.5	٧
VОН	··•	$V_{CC} = MIN$, $V_{IH} = 2V$, $V_{IL} = 0.8V$, $I_{OH} = -0.4 \text{ mA}$	2.4	3.4		2.4	3.4		v
VOL		$V_{CC} = MIN$, $V_{IH} = 2 V$, $V_{IL} = 0.8 V$, $I_{OL} = 16 \text{ mA}$		0.2	0.4		0.2	0.4	٧
H		V _{CC} = MAX, V ₁ = 5.5 V			1			1	mA
•	Jor K	V MAY V 24V			40			40	μА
ΊΗ	All other	$V_{CC} = MAX$, $V_I = 2.4 V$			80			80	μΑ
	J or K	V = MAY V = 0.4 V			- 1.6			- 1.6	^
IL	All other	$V_{CC} = MAX$, $V_1 = 0.4 V$			- 3.2			- 3.2	mA
loss		V _{CC} = MAX	- 20		57	- 18		57	mA
lcc		V _{CC} = MAX, See Note 2		10	20		10	20	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC = 5 V, TA = 25°C (see note 3)

PARAMETER	FROM (INPUT)	TỌ (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax				15	20		MHz
^t PLH	PRE or CLR	Q or Q			16	25	ns
^t PHL	THE OF CEN	2012	$R_L = 400 \Omega$, $C_L = 15 pF$		25	40	ns
^t PLH	CLK	Q or $\overline{\mathbf{Q}}$			16	25	ns
[†] PHL	CLK	2010			25	40	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

 $[\]S$ Not more than one output should be shorted at a time.

NOTE 2: With all outputs open, I_{CC} is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is grounded.





i.com 12-Jan-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN5472J	ACTIVE	CDIP	J	14	1	TBD	Call TI	N / A for Pkg Type
SN7472N	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN7472N	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN7472N3	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN7472N3	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SNJ5472J	ACTIVE	CDIP	J	14	1	TBD	Call TI	N / A for Pkg Type
SNJ5472J	ACTIVE	CDIP	J	14	1	TBD	Call TI	N / A for Pkg Type
SNJ5472W	ACTIVE	CFP	W	14	1	TBD	Call TI	N / A for Pkg Type
SNJ5472W	ACTIVE	CFP	W	14	1	TBD	Call TI	N / A for Pkg Type

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.


Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14 and JEDEC MO-092AB



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated